<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:itunes="http://www.itunes.com/dtds/podcast-1.0.dtd" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:podcast="https://podcastindex.org/namespace/1.0" xmlns:media="http://search.yahoo.com/mrss/" version="2.0"><channel><title>Five Minute VHDL Podcast</title><link>https://www.spreaker.com/show/five-minute-vhdl-podcast</link><description><![CDATA[Let's talk about hardware design using VHDL]]></description><atom:link href="https://www.spreaker.com/show/3293468/episodes/feed" rel="self" type="application/rss+xml"/><language>en</language><category>Technology</category><copyright>Copyright Francesco Richichi</copyright><image><url>https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg</url><title>Five Minute VHDL Podcast</title><link>https://www.spreaker.com/show/five-minute-vhdl-podcast</link></image><lastBuildDate>Tue, 19 Mar 2024 10:23:27 +0000</lastBuildDate><itunes:author>Francesco Richichi</itunes:author><itunes:owner><itunes:name>Francesco Richichi</itunes:name><itunes:email>podcast@surf-vhdl.com</itunes:email></itunes:owner><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:subtitle>Let's talk about hardware design using VHDL</itunes:subtitle><itunes:summary><![CDATA[Let's talk about hardware design using VHDL]]></itunes:summary><itunes:category text="Technology"/><itunes:category text="Education"/><itunes:category text="Technology"/><itunes:explicit>false</itunes:explicit><podcast:guid>47b97134-d0fd-5ea4-bf79-f50e463937e8</podcast:guid><itunes:type>episodic</itunes:type><item><title>Q&amp;A#10 RAM Parallelism</title><link>https://www.spreaker.com/episode/q-a-10-ram-parallelism--18010185</link><description><![CDATA[How I can parallelize a RAM in FPGA<br /><br /><a href="https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/" rel="noopener">https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/18010185</guid><pubDate>Sat, 18 May 2019 16:53:59 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/18010185/q_a_10_ram_parallelism.mp3" length="3509369" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>How I can parallelize a RAM in FPGA&#13;
&#13;
https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[How I can parallelize a RAM in FPGA<br /><br /><a href="https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/" rel="noopener">https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></itunes:summary><itunes:duration>220</itunes:duration><itunes:keywords>fpga,ram,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>ep#22-Multiplier optimization</title><link>https://www.spreaker.com/episode/ep-22-multiplier-optimization--17919050</link><description><![CDATA[Learn how to optimize a multiplier in particular cases:<br /><br />For a technical analysis go to the post:<br /><br /><a href="https://surf-vhdl.link/OptimizationVhdl12b25" rel="noopener">https://surf-vhdl.link/OptimizationVhdl12b25</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17919050</guid><pubDate>Mon, 13 May 2019 20:01:51 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17919050/ep_22_multiplier_optimization.mp3" length="5159478" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Learn how to optimize a multiplier in particular cases:&#13;
&#13;
For a technical analysis go to the post:&#13;
&#13;
https://surf-vhdl.link/OptimizationVhdl12b25&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me...</itunes:subtitle><itunes:summary><![CDATA[Learn how to optimize a multiplier in particular cases:<br /><br />For a technical analysis go to the post:<br /><br /><a href="https://surf-vhdl.link/OptimizationVhdl12b25" rel="noopener">https://surf-vhdl.link/OptimizationVhdl12b25</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></itunes:summary><itunes:duration>323</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#21-Serial-to-Parallel Parallel-to-Serial converter</title><link>https://www.spreaker.com/episode/ep-21-serial-to-parallel-parallel-to-serial-converter--17726232</link><description><![CDATA[Link to the post:<br /><a href="https://surf-vhdl.link/99990" rel="noopener">https://surf-vhdl.link/99990</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17726232</guid><pubDate>Sun, 28 Apr 2019 21:07:10 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17726232/ep_21_serial_to_parallel_parallel_to_serial_converter.mp3" length="7099230" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Link to the post:&#13;
https://surf-vhdl.link/99990&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable courses...</itunes:subtitle><itunes:summary><![CDATA[Link to the post:<br /><a href="https://surf-vhdl.link/99990" rel="noopener">https://surf-vhdl.link/99990</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>444</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Q&amp;A#09-I need a clock!</title><link>https://www.spreaker.com/episode/q-a-09-i-need-a-clock--17725896</link><description><![CDATA[In this podcast we will understand how to connect a clock signal to our FPGA<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17725896</guid><pubDate>Tue, 23 Apr 2019 20:11:38 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17725896/q_a_09_i_need_a_clock.mp3" length="8648157" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>In this podcast we will understand how to connect a clock signal to our FPGA&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[In this podcast we will understand how to connect a clock signal to our FPGA<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></itunes:summary><itunes:duration>541</itunes:duration><itunes:keywords>clock,fpga,vhdl,xilinx</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Q&amp;A#08- What is the dithering</title><link>https://www.spreaker.com/episode/q-a-08-what-is-the-dithering--17594838</link><description><![CDATA[What is dithering? <br />Where we can use this technique?<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17594838</guid><pubDate>Wed, 10 Apr 2019 18:42:20 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17594838/q_a_08_what_is_the_dithering.mp3" length="4307260" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>What is dithering? &#13;
Where we can use this technique?&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable courses...</itunes:subtitle><itunes:summary><![CDATA[What is dithering? <br />Where we can use this technique?<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>270</itunes:duration><itunes:keywords>dithering,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>ep#20-VHDL Generic</title><link>https://www.spreaker.com/episode/ep-20-vhdl-generic--17554343</link><description><![CDATA[VHDL Generic<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17554343</guid><pubDate>Sat, 06 Apr 2019 15:16:38 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17554343/ep_20_vhdl_generic.mp3" length="5343787" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>VHDL Generic&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable courses&#13;
https://surf-vhdl.link/courses&#13;
&#13;
Music...</itunes:subtitle><itunes:summary><![CDATA[VHDL Generic<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>334</itunes:duration><itunes:keywords>generic,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#19-Iterative statement</title><link>https://www.spreaker.com/episode/ep-19-iterative-statement--17409438</link><description><![CDATA[Even if the VHDL is not a software language, we can find a tyoica SW statement, the iterative statement. Let’s see how to use this<br /><br /><a href="https://t.me/SurfVhdl/92" rel="noopener">https://t.me/SurfVhdl/92</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17409438</guid><pubDate>Fri, 22 Mar 2019 22:02:11 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17409438/ep_19_iterative_statement.mp3" length="4527519" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Even if the VHDL is not a software language, we can find a tyoica SW statement, the iterative statement. Let’s see how to use this&#13;
&#13;
https://t.me/SurfVhdl/92&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can...</itunes:subtitle><itunes:summary><![CDATA[Even if the VHDL is not a software language, we can find a tyoica SW statement, the iterative statement. Let’s see how to use this<br /><br /><a href="https://t.me/SurfVhdl/92" rel="noopener">https://t.me/SurfVhdl/92</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>283</itunes:duration><itunes:keywords>forloop,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#18-the conditional assignment in VHDL</title><link>https://www.spreaker.com/episode/ep-18-the-conditional-assignment-in-vhdl--17363613</link><description><![CDATA[Let’s understand how to implement a conditional statement in VHDL<br />image for the episode<br /><br /><a href="http://t.me/SurfVhdl/86" rel="noopener">http://t.me/SurfVhdl/86</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17363613</guid><pubDate>Mon, 18 Mar 2019 21:29:37 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17363613/ep_18_the_conditional_assignment_in_vhdl.mp3" length="7164439" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Let’s understand how to implement a conditional statement in VHDL&#13;
image for the episode&#13;
&#13;
http://t.me/SurfVhdl/86&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com...</itunes:subtitle><itunes:summary><![CDATA[Let’s understand how to implement a conditional statement in VHDL<br />image for the episode<br /><br /><a href="http://t.me/SurfVhdl/86" rel="noopener">http://t.me/SurfVhdl/86</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>448</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>ep#17-wait</title><link>https://www.spreaker.com/episode/ep-17-wait--17314367</link><description><![CDATA[Wait Statements in VHDL<br />Reference to pictures:<br /><br /><a href="https://t.me/SurfVhdl/82" rel="noopener">https://t.me/SurfVhdl/82</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17314367</guid><pubDate>Wed, 13 Mar 2019 21:35:05 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17314367/ep_17_wait.mp3" length="5147756" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Wait Statements in VHDL&#13;
Reference to pictures:&#13;
&#13;
https://t.me/SurfVhdl/82&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Wait Statements in VHDL<br />Reference to pictures:<br /><br /><a href="https://t.me/SurfVhdl/82" rel="noopener">https://t.me/SurfVhdl/82</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>322</itunes:duration><itunes:keywords>fpga,vhdl,wait</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Q&amp;A#07- What is the first thing that a recruiter does?</title><link>https://www.spreaker.com/episode/q-a-07-what-is-the-first-thing-that-a-recruiter-does--17257017</link><description><![CDATA[Q&A#07- What is the first thing that a recruiter does?<br />When a recruiter needs to hire you as VHDL expert, what do you think he or she will do to understand if you are good for him or her?<br />What can you do in order to result a VHDL user?<br />Let’s see in this podcast.<br /><br />Here you can find the feedback of my VHDL student <br /><br /><a href="https://surf-vhdl.link/vhdl-student" rel="noopener">https://surf-vhdl.link/vhdl-student</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17257017</guid><pubDate>Thu, 07 Mar 2019 20:55:26 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17257017/q_a_07_what_is_the_first_thing_that_a_recruiter_does.mp3" length="3898102" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Q&amp;A#07- What is the first thing that a recruiter does?&#13;
When a recruiter needs to hire you as VHDL expert, what do you think he or she will do to understand if you are good for him or her?&#13;
What can you do in order to result a VHDL user?&#13;
Let’s see in...</itunes:subtitle><itunes:summary><![CDATA[Q&A#07- What is the first thing that a recruiter does?<br />When a recruiter needs to hire you as VHDL expert, what do you think he or she will do to understand if you are good for him or her?<br />What can you do in order to result a VHDL user?<br />Let’s see in this podcast.<br /><br />Here you can find the feedback of my VHDL student <br /><br /><a href="https://surf-vhdl.link/vhdl-student" rel="noopener">https://surf-vhdl.link/vhdl-student</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></itunes:summary><itunes:duration>244</itunes:duration><itunes:keywords>fpga,vhdl,vhdljob</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#16-VHDL process</title><link>https://www.spreaker.com/episode/ep-16-vhdl-process--17245196</link><description><![CDATA[And now is time to introduce formally a Process<br />link to the images<br /><br /><a href="https://t.me/SurfVhdl/78" rel="noopener">https://t.me/SurfVhdl/78</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17245196</guid><pubDate>Wed, 06 Mar 2019 22:02:18 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17245196/ep_16_vhdl_process.mp3" length="6985112" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>And now is time to introduce formally a Process&#13;
link to the images&#13;
&#13;
https://t.me/SurfVhdl/78&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[And now is time to introduce formally a Process<br />link to the images<br /><br /><a href="https://t.me/SurfVhdl/78" rel="noopener">https://t.me/SurfVhdl/78</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>437</itunes:duration><itunes:keywords>process,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Q&amp;A#06- How can I generate a new clock from a reference clock?</title><link>https://www.spreaker.com/episode/q-a-06-how-can-i-generate-a-new-clock-from-a-reference-clock--17196776</link><description><![CDATA[I receiver a question from Sandip. He got my reference, from my post on DDS.<br /><br />The question is:<br />“I want to generate Square of 999kHz, 1000kHz and 1001kHzin VHDL Language and that would be implemented on a Zynq ZC702 evaluation board.<br />Is it possible by using the DDS.? Can you provide your expertise and comment on it.”<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17196776</guid><pubDate>Fri, 01 Mar 2019 21:06:02 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17196776/q_a_06_how_i_can_generate_a_new_clock_from_a_reference_clock.mp3" length="10194665" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>I receiver a question from Sandip. He got my reference, from my post on DDS.&#13;
&#13;
The question is:&#13;
“I want to generate Square of 999kHz, 1000kHz and 1001kHzin VHDL Language and that would be implemented on a Zynq ZC702 evaluation board.&#13;
Is it possible...</itunes:subtitle><itunes:summary><![CDATA[I receiver a question from Sandip. He got my reference, from my post on DDS.<br /><br />The question is:<br />“I want to generate Square of 999kHz, 1000kHz and 1001kHzin VHDL Language and that would be implemented on a Zynq ZC702 evaluation board.<br />Is it possible by using the DDS.? Can you provide your expertise and comment on it.”<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>638</itunes:duration><itunes:keywords>clock,fpga,nco,vhdl,xilinx</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#15-VHDL Packages</title><link>https://www.spreaker.com/episode/ep-15-vhdl-packages--17045730</link><description><![CDATA[VHDL Packages<br /><br /><a href="http://t.me/SurfVhdl/74" rel="noopener">http://t.me/SurfVhdl/74</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17045730</guid><pubDate>Thu, 14 Feb 2019 21:00:47 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17045730/ep_15_vhdl_packages.mp3" length="2771877" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>VHDL Packages&#13;
&#13;
http://t.me/SurfVhdl/74&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable courses...</itunes:subtitle><itunes:summary><![CDATA[VHDL Packages<br /><br /><a href="http://t.me/SurfVhdl/74" rel="noopener">http://t.me/SurfVhdl/74</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>231</itunes:duration><itunes:keywords>fpga,packages,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#14-VHDL object</title><link>https://www.spreaker.com/episode/ep-14-vhdl-object--16997718</link><description><![CDATA[After signal introduction, let's view what are the remaining VHDL objects<br /><br />Images <br /><a href="https://t.me/SurfVhdl/72" rel="noopener">https://t.me/SurfVhdl/72</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16997718</guid><pubDate>Mon, 11 Feb 2019 21:09:07 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16997718/ep_14_vhdl_object.mp3" length="4447055" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>After signal introduction, let's view what are the remaining VHDL objects&#13;
&#13;
Images &#13;
https://t.me/SurfVhdl/72&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[After signal introduction, let's view what are the remaining VHDL objects<br /><br />Images <br /><a href="https://t.me/SurfVhdl/72" rel="noopener">https://t.me/SurfVhdl/72</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>371</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Q&amp;A#05- Does the USB transfer work as UART?</title><link>https://www.spreaker.com/episode/q-a-05-does-the-usb-transfer-work-as-uart--17004453</link><description><![CDATA[I received a question from Haitham. He have to connect a computer to an FPGA using USB connection in order to transfer data from FPGA to the PC. <br />Haitham is following my VHDL course “Start Learning VHDL Using FPGA”. In this course the last LAB implement communication between PC and FPGA using UART channel.<br />After starting the course, Haitham asked me: “Does the USB transfer work as UART”?<br />Let’s see the answer. Here the link to the picture on the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/68" rel="noopener">https://t.me/SurfVhdl/68</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/17004453</guid><pubDate>Sun, 10 Feb 2019 20:34:54 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/17004453/qa_05_does_the_usb_transfer_work_as_uart.mp3" length="6651396" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>I received a question from Haitham. He have to connect a computer to an FPGA using USB connection in order to transfer data from FPGA to the PC. &#13;
Haitham is following my VHDL course “Start Learning VHDL Using FPGA”. In this course the last LAB...</itunes:subtitle><itunes:summary><![CDATA[I received a question from Haitham. He have to connect a computer to an FPGA using USB connection in order to transfer data from FPGA to the PC. <br />Haitham is following my VHDL course “Start Learning VHDL Using FPGA”. In this course the last LAB implement communication between PC and FPGA using UART channel.<br />After starting the course, Haitham asked me: “Does the USB transfer work as UART”?<br />Let’s see the answer. Here the link to the picture on the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/68" rel="noopener">https://t.me/SurfVhdl/68</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>555</itunes:duration><itunes:keywords>fpga,uart,usb,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>QA#04-What is the VHDL design flow</title><link>https://www.spreaker.com/episode/qa-04-what-is-the-vhdl-design-flow--16989968</link><description><![CDATA[In this Q&A episode I want to answer to the question on what is the VHLD design flow<br />To better follow the episode, see the picture on the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/65" rel="noopener">https://t.me/SurfVhdl/65</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16989968</guid><pubDate>Fri, 08 Feb 2019 22:04:37 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16989968/qa_04_what_is_the_vhdl_design_flow.mp3" length="5148304" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>In this Q&amp;A episode I want to answer to the question on what is the VHLD design flow&#13;
To better follow the episode, see the picture on the telegram channel&#13;
&#13;
https://t.me/SurfVhdl/65&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel...</itunes:subtitle><itunes:summary><![CDATA[In this Q&A episode I want to answer to the question on what is the VHLD design flow<br />To better follow the episode, see the picture on the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/65" rel="noopener">https://t.me/SurfVhdl/65</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>429</itunes:duration><itunes:keywords>altera,fpga,vhdl,xilinx</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#13-a way to remember-the flip-flop</title><link>https://www.spreaker.com/episode/ep-13-a-way-to-remember-the-flip-flop--16978707</link><description><![CDATA[Introducing Flip-Flop in VHDL<br /><br />Link to the picture in the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/61" rel="noopener">https://t.me/SurfVhdl/61</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16978707</guid><pubDate>Thu, 07 Feb 2019 20:50:34 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16978707/ep_13_a_way_to_remember_the_flip_flop.mp3" length="4086585" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Introducing Flip-Flop in VHDL&#13;
&#13;
Link to the picture in the telegram channel&#13;
&#13;
https://t.me/SurfVhdl/61&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Introducing Flip-Flop in VHDL<br /><br />Link to the picture in the telegram channel<br /><br /><a href="https://t.me/SurfVhdl/61" rel="noopener">https://t.me/SurfVhdl/61</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>341</itunes:duration><itunes:keywords>flipflop,fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>QA#3-plzz send the test bench</title><link>https://www.spreaker.com/episode/qa-3-plzz-send-the-test-bench--16959669</link><description><![CDATA[This is the question many of  you ask me very often<br />I wish to give you some hint and a test bench template I use in my VHDL designs <br /><br />Here the link to the test bench template:  <a href="https://t.me/SurfVhdl/58" rel="noopener">https://t.me/SurfVhdl/58</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16959669</guid><pubDate>Tue, 05 Feb 2019 21:03:47 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16959669/qa_3_plzz_send_tthe_test_bench.mp3" length="2636782" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>This is the question many of  you ask me very often&#13;
I wish to give you some hint and a test bench template I use in my VHDL designs &#13;
&#13;
Here the link to the test bench template:  https://t.me/SurfVhdl/58&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram...</itunes:subtitle><itunes:summary><![CDATA[This is the question many of  you ask me very often<br />I wish to give you some hint and a test bench template I use in my VHDL designs <br /><br />Here the link to the test bench template:  <a href="https://t.me/SurfVhdl/58" rel="noopener">https://t.me/SurfVhdl/58</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>220</itunes:duration><itunes:keywords>fpga,testbench,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#12-VHDL Simulation</title><link>https://www.spreaker.com/episode/ep-12-vhdl-simulation--16940776</link><description><![CDATA[A brief overview to setup a ModelSim simulation environment<br />Link to the episode#12 picture<br />t.me/SurfVhdl/53<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16940776</guid><pubDate>Sun, 03 Feb 2019 21:31:56 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16940776/ep_12_vhdl_simulation.mp3" length="4205375" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>A brief overview to setup a ModelSim simulation environment&#13;
Link to the episode#12 picture&#13;
t.me/SurfVhdl/53&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[A brief overview to setup a ModelSim simulation environment<br />Link to the episode#12 picture<br />t.me/SurfVhdl/53<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>351</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#11-what is a signal</title><link>https://www.spreaker.com/episode/ep-11-what-is-a-signal--16925821</link><description><![CDATA[Introduce signal in VHDL, what is a signal and how to use it.<br /><br />Image relative to this episode<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16925821</guid><pubDate>Fri, 01 Feb 2019 21:42:12 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16925821/ep_11_what_is_a_signal.mp3" length="2786927" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Introduce signal in VHDL, what is a signal and how to use it.&#13;
&#13;
Image relative to this episode&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Introduce signal in VHDL, what is a signal and how to use it.<br /><br />Image relative to this episode<br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>233</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#10-More on driver the resolution function</title><link>https://www.spreaker.com/episode/ep-10-more-on-driver-the-resolution-function--16885892</link><description><![CDATA[Solving a dispute in VHDL: the resolution function<br /><br />Link to image for the episode#10<br />Solving a dispute in VHDL: the resolution function<br /><br />t.me/SurfVhdl/50<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16885892</guid><pubDate>Wed, 30 Jan 2019 18:13:54 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16885892/ep_10_more_on_driver_the_resolution_function.mp3" length="5906282" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Solving a dispute in VHDL: the resolution function&#13;
&#13;
Link to image for the episode#10&#13;
Solving a dispute in VHDL: the resolution function&#13;
&#13;
t.me/SurfVhdl/50&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can...</itunes:subtitle><itunes:summary><![CDATA[Solving a dispute in VHDL: the resolution function<br /><br />Link to image for the episode#10<br />Solving a dispute in VHDL: the resolution function<br /><br />t.me/SurfVhdl/50<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>493</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#09-What is a driver in VHDL</title><link>https://www.spreaker.com/episode/ep-09-what-is-a-driver-in-vhdl--16877550</link><description><![CDATA[What is a driver in VHDL?<br /><br />Images for the episode<br />t.me/SurfVhdl/46<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16877550</guid><pubDate>Tue, 29 Jan 2019 21:24:15 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16877550/ep_09_what_is_a_driver_in_vhdl.mp3" length="2842418" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>What is a driver in VHDL?&#13;
&#13;
Images for the episode&#13;
t.me/SurfVhdl/46&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl...</itunes:subtitle><itunes:summary><![CDATA[What is a driver in VHDL?<br /><br />Images for the episode<br />t.me/SurfVhdl/46<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>237</itunes:duration><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>QA#2-SPI-controller-simulation with Vivado</title><link>https://www.spreaker.com/episode/qa-2-spi-controller-simulation-with-vivado--16864739</link><description><![CDATA[In this brief episode I want to answer a question from Klajdi on simulation of SPI controller using Vivado <br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16864739</guid><pubDate>Mon, 28 Jan 2019 18:40:03 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16864739/qa_2_spi_controller_simulation_with_vivado.mp3" length="1471316" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>In this brief episode I want to answer a question from Klajdi on simulation of SPI controller using Vivado &#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[In this brief episode I want to answer a question from Klajdi on simulation of SPI controller using Vivado <br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a>]]></itunes:summary><itunes:duration>123</itunes:duration><itunes:keywords>fpga,vhdl,vivado,xilinx</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>QA#1-Do we need clock and address</title><link>https://www.spreaker.com/episode/qa-1-do-we-need-clock-and-address--16849528</link><description><![CDATA[Answering to Prashant. He asked me this question <br /><br />“What do we have to give as an input for i_clk and i_addr?”<br /><br />relative to the post: <br /><br /><a href="https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/" rel="noopener">https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16849528</guid><pubDate>Sat, 26 Jan 2019 17:28:35 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16849528/qa_1_do_we_need_clock_and_address.mp3" length="2813583" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Answering to Prashant. He asked me this question &#13;
&#13;
“What do we have to give as an input for i_clk and i_addr?”&#13;
&#13;
relative to the post: &#13;
&#13;
https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram...</itunes:subtitle><itunes:summary><![CDATA[Answering to Prashant. He asked me this question <br /><br />“What do we have to give as an input for i_clk and i_addr?”<br /><br />relative to the post: <br /><br /><a href="https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/" rel="noopener">https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/</a><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></itunes:summary><itunes:duration>235</itunes:duration><itunes:keywords>dds,fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#08-concurrency</title><link>https://www.spreaker.com/episode/ep-08-concurrency--16843899</link><description><![CDATA[In this episode we will introduce the Concurrency concept<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16843899</guid><pubDate>Fri, 25 Jan 2019 22:56:34 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16843899/ep_08_concurrency.mp3" length="4742028" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>In this episode we will introduce the Concurrency concept&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable...</itunes:subtitle><itunes:summary><![CDATA[In this episode we will introduce the Concurrency concept<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>396</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#07-introducing the entity</title><link>https://www.spreaker.com/episode/ep-07-introducing-the-entity--16815155</link><description><![CDATA[Introducing Entity. The basic building VHDL block<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16815155</guid><pubDate>Tue, 22 Jan 2019 21:29:22 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16815155/ep_07_introducing_the_entity.mp3" length="7108106" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Introducing Entity. The basic building VHDL block&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable courses...</itunes:subtitle><itunes:summary><![CDATA[Introducing Entity. The basic building VHDL block<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>593</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#06-Ok, and now how do I test it?</title><link>https://www.spreaker.com/episode/ep-06-ok-and-now-how-do-i-test-it--16758131</link><description><![CDATA[Let’s understand how digital electronics help us in the debug and test of our design<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16758131</guid><pubDate>Sat, 19 Jan 2019 22:43:07 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16758131/ep_06_ok_and_now_how_do_i_test_it.mp3" length="3302282" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Let’s understand how digital electronics help us in the debug and test of our design&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Let’s understand how digital electronics help us in the debug and test of our design<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>276</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#05-male and female logic</title><link>https://www.spreaker.com/episode/ep-05-male-and-female-logic--16751526</link><description><![CDATA[Learn how men and women can be identified as digital circuits<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16751526</guid><pubDate>Fri, 18 Jan 2019 22:44:12 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16751526/ep_05_male_and_female_logic.mp3" length="3073757" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Learn how men and women can be identified as digital circuits&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable...</itunes:subtitle><itunes:summary><![CDATA[Learn how men and women can be identified as digital circuits<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></itunes:summary><itunes:duration>257</itunes:duration><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>EP#04-Two is enough</title><link>https://www.spreaker.com/episode/ep-04-two-is-enough--16722078</link><description><![CDATA[Why do we use only two logic level in digital design?<br /><br />Figures:<br /><br /><a href="https://t.me/SurfVhdl/32" rel="noopener">https://t.me/SurfVhdl/32</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16722078</guid><pubDate>Tue, 15 Jan 2019 20:40:03 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16722078/ep_04_two_is_enough.mp3" length="4629181" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Why do we use only two logic level in digital design?&#13;
&#13;
Figures:&#13;
&#13;
https://t.me/SurfVhdl/32&#13;
&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Why do we use only two logic level in digital design?<br /><br />Figures:<br /><br /><a href="https://t.me/SurfVhdl/32" rel="noopener">https://t.me/SurfVhdl/32</a><br /><br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>386</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#03-a really important thing the interfaces</title><link>https://www.spreaker.com/episode/ep-03-a-really-important-thing-the-interfaces--16694885</link><description><![CDATA[Let's introduce the FLAT and Hierarchical methodology in Hardware Design<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16694885</guid><pubDate>Tue, 15 Jan 2019 06:00:06 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16694885/ep_3_a_really_important_thing_the_interfaces.mp3" length="3365297" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Let's introduce the FLAT and Hierarchical methodology in Hardware Design&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl...</itunes:subtitle><itunes:summary><![CDATA[Let's introduce the FLAT and Hierarchical methodology in Hardware Design<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>281</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#02-the three secrets that no hardware designer will ever tell you</title><link>https://www.spreaker.com/episode/ep-02-the-three-secrets-that-no-hardware-designer-will-ever-tell-you--16694811</link><description><![CDATA[Start understanding few rules for a good VHDL design habits<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16694811</guid><pubDate>Mon, 14 Jan 2019 06:00:07 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16694811/ep_2_the_three_secrets_that_no_hardware_designer_will_ever_tell_you.mp3" length="3702927" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Start understanding few rules for a good VHDL design habits&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl&#13;
&#13;
Teachable...</itunes:subtitle><itunes:summary><![CDATA[Start understanding few rules for a good VHDL design habits<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>309</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#01-Why you should learn VHDL</title><link>https://www.spreaker.com/episode/ep-01-why-you-should-learn-vhdl--16694802</link><description><![CDATA[Do you like digital electronic? <br />Why you should learn VHDL? <br />Let's understand in this episode<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16694802</guid><pubDate>Sun, 13 Jan 2019 06:00:13 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16694802/ep_01_why_you_should_learn_vhdl.mp3" length="3843953" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Do you like digital electronic? &#13;
Why you should learn VHDL? &#13;
Let's understand in this episode&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram:...</itunes:subtitle><itunes:summary><![CDATA[Do you like digital electronic? <br />Why you should learn VHDL? <br />Let's understand in this episode<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/courses" rel="noopener">https://surf-vhdl.link/courses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com" rel="noopener">https://www.francispreve.com</a>]]></itunes:summary><itunes:duration>321</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item><item><title>Ep#0-why a podcast on VHDL</title><link>https://www.spreaker.com/episode/ep-0-why-a-podcast-on-vhdl--16694466</link><description><![CDATA[Episode zero to introduce the Surf-VHDL Podcast:<br />Five Minute VHDL<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/couses" rel="noopener">https://surf-vhdl.link/couses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></description><guid isPermaLink="false">https://api.spreaker.com/episode/16694466</guid><pubDate>Sat, 12 Jan 2019 15:11:02 +0000</pubDate><enclosure url="https://api.spreaker.com/download/episode/16694466/ep_0_why_a_podcast_on_vhdl.mp3" length="3365920" type="audio/mpeg"/><itunes:author>Francesco Richichi</itunes:author><itunes:subtitle>Episode zero to introduce the Surf-VHDL Podcast:&#13;
Five Minute VHDL&#13;
&#13;
Website&#13;
https://surf-vhdl.com&#13;
&#13;
Telegram channel&#13;
https://t.me/SurfVhdl&#13;
&#13;
You can contact me&#13;
mail: podcast@surf-vhdl.com&#13;
&#13;
Telegram: &#13;
https://t.me/francesco_surfvhdl...</itunes:subtitle><itunes:summary><![CDATA[Episode zero to introduce the Surf-VHDL Podcast:<br />Five Minute VHDL<br /><br />Website<br /><a href="https://surf-vhdl.com" rel="noopener">https://surf-vhdl.com</a><br /><br />Telegram channel<br /><a href="https://t.me/SurfVhdl" rel="noopener">https://t.me/SurfVhdl</a><br /><br />You can contact me<br />mail: <a href="mailto:podcast@surf-vhdl.com">podcast@surf-vhdl.com</a><br /><br />Telegram: <br /><a href="https://t.me/francesco_surfvhdl" rel="noopener">https://t.me/francesco_surfvhdl</a><br /><br />Teachable courses<br /><a href="https://surf-vhdl.link/couses" rel="noopener">https://surf-vhdl.link/couses</a><br /><br />Music by Francis Preve - <a href="https://www.francispreve.com/" rel="noopener">https://www.francispreve.com/</a>]]></itunes:summary><itunes:duration>281</itunes:duration><itunes:keywords>fpga,vhdl</itunes:keywords><itunes:explicit>false</itunes:explicit><itunes:image href="https://d3wo5wojvuv7l.cloudfront.net/t_rss_itunes_square_1400/images.spreaker.com/original/d9e685a3ec101e4bed7a4cb0242a3a18.jpg"/><itunes:season>1</itunes:season><itunes:episodeType>full</itunes:episodeType></item></channel></rss>
